
module Comp(a, b, op, compout);
	
	// Entradas
	input signed [31:0] a;
	input signed [31:0] b;
	input		  [2:0]  op;
	
	// Saídas
	output 				 compout;
	
	...
	
endmodule

